Reed-Solomon Decoder Core is Parameterisable and can also decode shortened and punctured codes.
Parameterisable primitive polynomial.
Parameterisable symbol size (code block length)
Parameterisable number of correctable errors
Parameterisable input buffer size
Decodes shortened and punctured codes
Fully synchronous using single clock
User friendly interface.
Area efficient design
Silicon verified in multiple devices
Optimized for WMAN (802.16), DVB and other OFDM standards
- Netlist or synthesizable RTL source code in VHDL
- Comprehensive verification test bench and vectors in VHDL
- Integration documentation and user guide
Reed-Solomon (RS) decoder is ideal for correcting errors that occur in clusters. Clustered bit errors are usual when there is frequency selective fading or multipath fading. RS coding is a block coding technique. These codes are generally designated as (N,K,T) block codes. ‘K’ is the number of information symbols per block, ‘N’ is the number of symbols per block and T is the number of correctable errors. This decoder is capable of decoding shortened and punctured coded. This can be controlled in real time allowing block by block code rate changes. The RS Decoder is optimized for WiMAX. This core is written in VHDL, capable of being used on any FPGA/ASIC architecture.
The following is the resource utilisation summary on a Spartan-3E part for the WiMAX RS code (N=255,K=239,T=8) over GF(28) and generator polynomial X8+X4+X3+X2+1.
|Slices||Block RAMs||Flip Flops|
Note 1: Resource utilisation as reported by Xilinx ISE synthesiser. Utilisation may vary depending on application. Block RAM usage depends on input buffer size. Maximum core clock rate depends on application.
Specifications might change without notice. Information furnished by IPCoreWorx is believed to be accurate and reliable. However, no responsibility is assumed by IPCoreWorx for its use. All company and product names are trademarks or registered trademarks of their respective owners. All rights reserved. © 2014 IPCoreWorx.